EEE3473: Design a 4-bit BCD adder that will add two BCD numbers and produce the sum in BCD format. If the sum of two numbers: Digital System Assignment, UPNM, Malaysia

The condition:

• The two-digit decimal count gets incremented by 1 if the increment signal is true and is decremented by 1 if the decremented signal is true.
• If increment and decrement are true simultaneously, no action occurs.
• The current count is displayed on 7-segment displays. In order to prevent accidental erasure, the reset button must be pressed for five consecutive cycles in order to erase the scoreboard. The scoreboard should allow down counts to correct a mistake.

Question 4

Design a 4-bit array multiplier using combinational logic as shown in figure 1.

Develop a waveform to show that your design is correct by adding all the possibilities.

Download your program into FPGA, and set your input as switch and output in LED seven segment.

Question 5

Develop a synchronous 3-bit up/down counter with Gray Code sequence using D- flip flop. The counter should count up when an 𝑈𝑃/𝐷𝑂𝑊𝑁 ̅̅̅̅̅̅̅̅̅ control input is 1 and count down when the control input is 0. Simulate its waveform to ensure the correctness of your design by showing all possibilities required.

Question 6

Use the RTL design process to create an alarm system that sets a single-bit output alarm to 1 when the average temperature of four consecutive samples meets or exceeds a user-defined threshold value. A 32-bit unsigned input CT indicates the current temperature, and a 32-bit unsigned input WT indicates the warning threshold. Samples should be taken every 5 clock cycles. A single-bit input clr when 1 disables the alarm and the sampling process. Start by capturing the desired system behavior as an HLSM, and then convert it to a controller/datapath. Write your Verilog code and download your program into FPGA. Set LED as your alarm indicator.